P-45: On-Chip ESD Protection Design for UXGA/HDTV LCoS in 0.35-μm CMOS Technology

نویسندگان

  • M.-D. Ker
  • Ming-Dou Ker
  • Shih-Hung Chen
  • Tang-Kui Tseng
چکیده

A successful electrostatic discharge (ESD) protection design scheme for UXGA/HDTV LCoS product has been proposed and verified in this paper. HBM and MM ESD robustness of the LCoS with both of low-voltage (LV) and high-voltage (HV) ESD protection design can achieve above 3.5kV and 200V. The analysis on I-V curve shifting of I/O pin shows the ESD damages on the GGNMOS in I/O ESD protection.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Investigation on ESD Robustness of CMOS Devices in a 1.8-V 0.15-μm Partially-Depleted SOI Salicide CMOS Technology

Electrostatic discharge (ESD) robustness of CMOS devices with four different layout structures fabricated in a 0.15-μm partially-depleted silicon-on-insulator (SOI) salicide CMOS process are verified by ESD tester. The second breakdown current (It2) of fabricated CMOS devices is also measured by the transmission line pulse generator (TLPG). The dependences of ESD robustness on the layout parame...

متن کامل

MOS-Bounded Diodes for On-Chip ESD Protection in Deep Submicron CMOS Process

New diode structures without the field-oxide boundary across the p/n junction for ESD protection are proposed. A NMOS (PMOS) is especially inserted into the diode structure to form the NMOS-bounded (PMOS-bounded) diode, which is used to block the field oxide isolation across the p/n junction in the diode structure. The proposed N(P)MOSbounded diodes can provide more efficient ESD protection to ...

متن کامل

Whole-Chip ESD Protection Strategy for CMOS Integrated Circuits in Nanotechnology

Abstract On-chip electrostatic discharge (ESD) protection circuits had been built in IC chips to protect the devices and circuits against ESD damage. But, ESD protection circuits constructed with the scaled-down CMOS devices are very weak to ESD stress. Therefore, novel ESD protection solutions must be developed to overcome this reliability challenge for integrated circuits fabricated in the na...

متن کامل

Design of High-Voltage-Tolerant ESD Protection Circuit in Low-Voltage CMOS Processes

Two new electrostatic discharge (ESD) protection design by using only 1 × VDD low-voltage devices for mixedvoltage I/O buffer with 3 × VDD input tolerance are proposed. Two different special high-voltage-tolerant ESD detection circuits are designed with substrate-triggered technique to improve ESD protection efficiency of ESD clamp device. These two ESD detection circuits with different design ...

متن کامل

Active Device under Bond Pad to Save I/O Layout for High-pin-count SOC

To save layout area for electrostatic discharge (ESD) protection design in the SOC era, test chip with large size NMOS devices placed under bond pads has been fabricated in 0.35-μm one-poly-four-metal (1P4M) 3.3V CMOS process for verification. The bond pads had been drawn with different layout patterns on the inter-layer metals to investigate the effect of bonding stress on the active devices u...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004